
VPX5163U VPX FPGA carrier with VITA 57 FMC slot
The board is an FPGA carrier that joins the Xilinx Virtex-7 FPGA to a front FMC slot: the FMC module brings the acquisition chain or the specific interface, the FPGA the processing. On-board memory is 2.5 GB over two DDR3 channels and a jitter cleaner feeds the clock distribution.
The protocols on the P1 connector depend on the code loaded in the FPGA and can be PCIe Gen3, SRIO, 10GbE or 40GbE, besides the dual GbE; the declared certifications are CE, FCC and UL.
At a glance
- FPGA / processing: Xilinx Virtex-7 690T FPGA in FFG-1761 package
- Board function: FPGA
- Form factor: 3U Eurocard
- Architecture standard: VPX (VITA 46)
- Backplane planes: dual GbE and, dependent on FPGA code loaded, PCIe up to Gen3 (dual x4 or x8 lane), or dual SRIO, 10GbE or 40GbE on P1
Technical specifications
| FPGA / processing | Xilinx Virtex-7 690T FPGA in FFG-1761 package |
|---|
| Serial interfaces | RS-232 from FPGA and RS-232 from Health Management(Dual complete transceiver signal chain solution using Analog Devices AD9361 transceiver) |
|---|
| Board function | FPGA |
|---|---|
| Form factor | 3U Eurocard |
| Architecture standard | VPX (VITA 46) |
| Backplane planes | dual GbE and, dependent on FPGA code loaded, PCIe up to Gen3 (dual x4 or x8 lane), or dual SRIO, 10GbE or 40GbE on P1 |
| Power consumption | 40 W |
|---|
| Certifications | FCCULCE |
|---|
Data extracted from the manufacturers' technical sheets: the official product spec sheet remains the reference for final confirmation.
Documentation
In the same category

Let's talk about your project
Phone and email go straight to our technical sales team in Turin: the first answer is already a technical one.





